text
stringlengths 0
252
|
---|
PC *pc;
|
IR *ir;
|
IF *iff;
|
Controller *ctl;
|
Mux3 *mux_reg;
|
ID *id;
|
Mux8 *alu_in_mux;
|
ALU *alu;
|
EXE *exe;
|
WB *wb;
|
Mux8 *wb_out_mux;
|
RegFile *reg_file;
|
SC_CTOR (Micro){
|
SC_THREAD (process);
|
sensitive << clk.pos();
|
pc = new PC("PC");
|
ir = new IR("IR");
|
iff = new IF ("IF");
|
ctl = new Controller ("Controller");
|
mux_reg = new Mux3 ("RegMux3bits");
|
id = new ID ("ID");
|
alu_in_mux = new Mux8 ("AluInputMux");
|
alu = new ALU ("ALU");
|
exe = new EXE ("EXE");
|
wb = new WB ("WB");
|
wb_out_mux = new Mux8 ("WBOutputMux");
|
reg_file = new RegFile ("RegisterFile");
|
pc->clk(clk);
|
pc->prev_addr(pc_prev_addr);
|
pc->next_addr(pc_next_addr);
|
ir->addr(pc_next_addr);
|
ir->inst(ir_inst);
|
iff->clk(clk);
|
iff->prev_data(ir_inst);
|
iff->next_data(if_next_data);
|
//ctl (opcode, opselect, aluOp, regWrite, r_nw, aluMux, regMux, wbMux, acc_call);
|
ctl->opcode(opcode);
|
ctl->opselect(opselect);
|
ctl->aluOp(aluOp);
|
ctl->regWrite(regWrite);
|
ctl->r(r);
|
ctl->w(w);
|
ctl->aluMux(aluMux);
|
ctl->regMux(regMux);
|
ctl->wbMux(wbMux);
|
ctl->call(acc_call);
|
//mux_reg (regMux, rs, rd, mux_reg_res);
|
mux_reg->sel(regMux);
|
mux_reg->in0(rs);
|
mux_reg->in1(rd);
|
mux_reg->out(mux_reg_res);
|
//id (clk, Rr1, id_next_A, Rr2, id_next_B, offset, id_next_Imm, sa, id_next_Sa, aluOp, id_next_AluOp, r_nw, id_next_MemOp, aluMux, id_next_AluMux, wbMux, id_next_WbMux, acc_call, id_next_call, rd, id_next_rd);
|
id->clk(clk);
|
id->prev_A(Rr1);
|
id->next_A(id_next_A);
|
id->prev_B(Rr2);
|
id->next_B(id_next_B);
|
id->prev_Imm(offset);
|
id->next_Imm(id_next_Imm);
|
id->prev_Sa(sa);
|
id->next_Sa(id_next_Sa);
|
id->prev_AluOp(aluOp);
|
id->next_AluOp(id_next_AluOp);
|
id->prev_r(r);
|
id->next_r(id_next_r);
|
id->prev_w(w);
|
id->next_w(id_next_w);
|
id->prev_AluMux(aluMux);
|
id->next_AluMux(id_next_AluMux);
|
id->prev_WbMux(wbMux);
|
id->next_WbMux(id_next_WbMux);
|
id->prev_call(acc_call);
|
id->next_call(id_next_call);
|
id->prev_regWrite(regWrite);
|
id->next_regWrite(id_next_regWrite);
|
id->prev_rd(rd);
|
id->next_rd(id_next_rd);
|
/*
|
** Mux 8 for immediate or B
|
*/
|
//alu_in_mux (id_next_AluMux, id_next_B, id_nex_imm_8bits, alu_in_B);
|
alu_in_mux->sel(id_next_AluMux);
|
alu_in_mux->in0(id_next_B);
|
alu_in_mux->in1(id_nex_imm_8bits);
|
alu_in_mux->out(alu_in_B);
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.