sonyashijin commited on
Commit
901b049
·
verified ·
1 Parent(s): 79109f0

Add README

Browse files
Files changed (1) hide show
  1. README.md +25 -0
README.md ADDED
@@ -0,0 +1,25 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+
2
+ # Qwen3-32B Verilog LoRA Adapter
3
+
4
+ This repository contains a LoRA adapter trained on the Qwen3-32B model for Verilog code generation. The adapter was trained using GRPO (Generalized Reinforcement Learning with Policy Optimization) on the VerilogEval dataset.
5
+
6
+ ## Model Details
7
+
8
+ - **Base Model**: Qwen/Qwen3-32B
9
+ - **Task**: Verilog Code Generation
10
+ - **Training Method**: GRPO
11
+ - **Framework**: vLLM
12
+
13
+ ## Usage with vLLM
14
+
15
+ ```bash
16
+ python -m vllm.entrypoints.openai.api_server \
17
+ --model "Qwen/Qwen3-32B" \
18
+ --enable-lora \
19
+ --lora-modules verilog-sft="sonyashijin/qwen3-32b-verilog-lora" \
20
+ --max-loras 1 \
21
+ --max-lora-rank 32
22
+ ```
23
+
24
+ ## License
25
+ Apache 2.0