def print_verilog_literal(size, value):
    """Print a verilog literal with expicilt size"""

    if(value >= 0):
        return "%s'd%s" % (size, value)
    else:
        return "-%s'd%s" % (size, abs(value))