Make sure CSR set/clear/write op only change the CSR during one cycle
Make sure CSR set/clear/write op only change the CSR during one cycle

Without this change, the core can continue to write CSRs during multiple
subsequent clock cycles when being stalled. This can corrupt CSR (e.g.
performance counters).

AmbiML/ibex,lowRISC/ibex,lowRISC/ibex,lowRISC/ibex,AmbiML/ibex,AmbiML/ibex,AmbiML/ibex,lowRISC/ibex