ice40: Fix output register timing analysis for registered output enable
ice40: Fix output register timing analysis for registered output enable

Wrong bits were being tested. [5:4] is what's controlling the output
enable path.

Signed-off-by: Sylvain Munaut <349f318521b45672c77207abf1a5ed60eb011db1@246tNt.com>

YosysHQ/nextpnr,SymbiFlow/nextpnr,YosysHQ/nextpnr,YosysHQ/nextpnr,SymbiFlow/nextpnr,SymbiFlow/nextpnr,SymbiFlow/nextpnr,YosysHQ/nextpnr