test: add param port list test
test: add param port list test

Add a test for various SystemVerilog parameter port lists. These should
trigger quite a few issues in the parser.

fabianschuiki/moore,fabianschuiki/moore,fabianschuiki/moore,fabianschuiki/moore,fabianschuiki/moore