Fixed signal alignment
Fixed signal alignment

Fixed both the paste as signal bug where it wouldn't align the final line, and an unmarked bug where the final line of a port copy would frequently contain a trailing whitespace which caused issues with pasting later.
Remillard/VHDL-Mode