Issue #63: Fixing syntax bug created when solving signal issue.
Issue #63: Fixing syntax bug created when solving signal issue.

The priority of signal assignment was too high and caused some structures with expressions to match as assignments because they used less than or equal to operator.
Remillard/VHDL-Mode