Update async FIFO timing constraints
Update async FIFO timing constraints

Signed-off-by: Alex Forencich <60c6d277a8bd81de7fdde19201bf9c58a3df08f4@alexforencich.com>

alexforencich/verilog-ethernet,alexforencich/verilog-axis,alexforencich/verilog-ethernet