irqchip/gic-v3-its: Add missing cache flushes
irqchip/gic-v3-its: Add missing cache flushes

When the ITS is configured for non-cacheable transactions, make sure
that the allocated, zeroed memory is flushed to the Point of
Coherency, allowing the ITS to observe the zeros instead of random
garbage (or even get its own data overwritten by zeros being evicted
from the cache...).

Fixes: 241a386c7dbb "irqchip: gicv3-its: Use non-cacheable accesses when no shareability"
Reported-and-tested-by: Stuart Yoder <7bb29cab9601b48ae723a9e010f754c651707716@freescale.com>
Signed-off-by: Marc Zyngier <a16cc0c82647c52d401177f8e50567df5499e36c@arm.com>
Cc: f99ef57ccac738b558d0fc2e44478b3c5def9522@lists.infradead.org
Cc: Pavel Fedin <8021705951b47b55cfb09d1ff23e995dd363984f@samsung.com>
Cc: Jason Cooper <68c46a606457643eab92053c1c05574abb26f861@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-3-git-send-email-a16cc0c82647c52d401177f8e50567df5499e36c@arm.com
Signed-off-by: Thomas Gleixner <00e4cf8f46a57000a44449bf9dd8cbbcc209fd2a@linutronix.de>

KristFoundation/Programs,KristFoundation/Programs,KristFoundation/Programs,KristFoundation/Programs,KristFoundation/Programs,KristFoundation/Programs