 Cope with width mismatches to module ports (PR#89)
 Cope with width mismatches to module ports (PR#89)

CastMi/iverilog,themperek/iverilog,CastMi/iverilog,themperek/iverilog,CastMi/iverilog,themperek/iverilog