X86: When decoding a memory only inst, fault on reg encodings, don't assert.
X86: When decoding a memory only inst, fault on reg encodings, don't assert.

This change makes the decoder figure out if an instruction that only supports
memory is using a register encoding and decodes directly to "Unknown" which will
behave appropriately. This prevents other parts of the instruction creation
process from seeing the mismatch and asserting.

SanchayanMaity/gem5,rjschof/gem5,TUD-OS/gem5-dtu,kaiyuanl/gem5,samueldotj/TeeRISC-Simulator,Weil0ng/gem5,briancoutinho0905/2dsampling,sobercoder/gem5,TUD-OS/gem5-dtu,sobercoder/gem5,qizenguf/MLC-STT,aclifton/cpeg853-gem5,HwisooSo/gemV-update,rjschof/gem5,austinharris/gem5-riscv,rjschof/gem5,samueldotj/TeeRISC-Simulator,aclifton/cpeg853-gem5,SanchayanMaity/gem5,kaiyuanl/gem5,kaiyuanl/gem5,briancoutinho0905/2dsampling,TUD-OS/gem5-dtu,KuroeKurose/gem5,Weil0ng/gem5,rallylee/gem5,samueldotj/TeeRISC-Simulator,HwisooSo/gemV-update,joerocklin/gem5,joerocklin/gem5,sobercoder/gem5,gedare/gem5,SanchayanMaity/gem5,cancro7/gem5,aclifton/cpeg853-gem5,aclifton/cpeg853-gem5,gem5/gem5,gem5/gem5,austinharris/gem5-riscv,kaiyuanl/gem5,samueldotj/TeeRISC-Simulator,aclifton/cpeg853-gem5,rallylee/gem5,yb-kim/gemV,rallylee/gem5,HwisooSo/gemV-update,Weil0ng/gem5,joerocklin/gem5,austinharris/gem5-riscv,qizenguf/MLC-STT,rjschof/gem5,rallylee/gem5,KuroeKurose/gem5,rjschof/gem5,markoshorro/gem5,sobercoder/gem5,TUD-OS/gem5-dtu,zlfben/gem5,TUD-OS/gem5-dtu,kaiyuanl/gem5,powerjg/gem5-ci-test,yb-kim/gemV,austinharris/gem5-riscv,zlfben/gem5,briancoutinho0905/2dsampling,SanchayanMaity/gem5,briancoutinho0905/2dsampling,joerocklin/gem5,cancro7/gem5,cancro7/gem5,SanchayanMaity/gem5,SanchayanMaity/gem5,Weil0ng/gem5,aclifton/cpeg853-gem5,markoshorro/gem5,samueldotj/TeeRISC-Simulator,markoshorro/gem5,markoshorro/gem5,gem5/gem5,rjschof/gem5,austinharris/gem5-riscv,rallylee/gem5,KuroeKurose/gem5,briancoutinho0905/2dsampling,sobercoder/gem5,sobercoder/gem5,briancoutinho0905/2dsampling,zlfben/gem5,qizenguf/MLC-STT,yb-kim/gemV,Weil0ng/gem5,TUD-OS/gem5-dtu,markoshorro/gem5,powerjg/gem5-ci-test,HwisooSo/gemV-update,KuroeKurose/gem5,KuroeKurose/gem5,kaiyuanl/gem5,powerjg/gem5-ci-test,gem5/gem5,qizenguf/MLC-STT,aclifton/cpeg853-gem5,Weil0ng/gem5,qizenguf/MLC-STT,gem5/gem5,cancro7/gem5,rallylee/gem5,austinharris/gem5-riscv,samueldotj/TeeRISC-Simulator,Weil0ng/gem5,cancro7/gem5,gedare/gem5,sobercoder/gem5,KuroeKurose/gem5,cancro7/gem5,HwisooSo/gemV-update,TUD-OS/gem5-dtu,yb-kim/gemV,yb-kim/gemV,joerocklin/gem5,joerocklin/gem5,gedare/gem5,gedare/gem5,yb-kim/gemV,gedare/gem5,joerocklin/gem5,qizenguf/MLC-STT,rjschof/gem5,zlfben/gem5,gedare/gem5,markoshorro/gem5,HwisooSo/gemV-update,briancoutinho0905/2dsampling,powerjg/gem5-ci-test,powerjg/gem5-ci-test,rallylee/gem5,KuroeKurose/gem5,SanchayanMaity/gem5,zlfben/gem5,joerocklin/gem5,powerjg/gem5-ci-test,samueldotj/TeeRISC-Simulator,cancro7/gem5,gedare/gem5,zlfben/gem5,HwisooSo/gemV-update,yb-kim/gemV,gem5/gem5,yb-kim/gemV,austinharris/gem5-riscv,kaiyuanl/gem5,powerjg/gem5-ci-test,qizenguf/MLC-STT,markoshorro/gem5,zlfben/gem5,gem5/gem5