arm: Relax ordering for some uncacheable accesses
arm: Relax ordering for some uncacheable accesses

We currently assume that all uncacheable memory accesses are strictly
ordered. Instead of always enforcing strict ordering, we now only
enforce it if the required memory type is device memory or strongly
ordered memory.

gedare/gem5,kaiyuanl/gem5,gedare/gem5,KuroeKurose/gem5,sobercoder/gem5,sobercoder/gem5,rjschof/gem5,Weil0ng/gem5,HwisooSo/gemV-update,HwisooSo/gemV-update,aclifton/cpeg853-gem5,SanchayanMaity/gem5,aclifton/cpeg853-gem5,aclifton/cpeg853-gem5,austinharris/gem5-riscv,cancro7/gem5,aclifton/cpeg853-gem5,powerjg/gem5-ci-test,rallylee/gem5,zlfben/gem5,gem5/gem5,SanchayanMaity/gem5,kaiyuanl/gem5,gem5/gem5,TUD-OS/gem5-dtu,gem5/gem5,austinharris/gem5-riscv,TUD-OS/gem5-dtu,Weil0ng/gem5,kaiyuanl/gem5,KuroeKurose/gem5,HwisooSo/gemV-update,zlfben/gem5,HwisooSo/gemV-update,rallylee/gem5,SanchayanMaity/gem5,cancro7/gem5,aclifton/cpeg853-gem5,rallylee/gem5,Weil0ng/gem5,rallylee/gem5,SanchayanMaity/gem5,briancoutinho0905/2dsampling,rallylee/gem5,SanchayanMaity/gem5,briancoutinho0905/2dsampling,kaiyuanl/gem5,gedare/gem5,HwisooSo/gemV-update,qizenguf/MLC-STT,austinharris/gem5-riscv,rjschof/gem5,qizenguf/MLC-STT,TUD-OS/gem5-dtu,KuroeKurose/gem5,Weil0ng/gem5,briancoutinho0905/2dsampling,powerjg/gem5-ci-test,aclifton/cpeg853-gem5,sobercoder/gem5,rallylee/gem5,KuroeKurose/gem5,briancoutinho0905/2dsampling,TUD-OS/gem5-dtu,powerjg/gem5-ci-test,rjschof/gem5,rallylee/gem5,gem5/gem5,zlfben/gem5,KuroeKurose/gem5,zlfben/gem5,SanchayanMaity/gem5,powerjg/gem5-ci-test,Weil0ng/gem5,cancro7/gem5,qizenguf/MLC-STT,powerjg/gem5-ci-test,TUD-OS/gem5-dtu,gedare/gem5,austinharris/gem5-riscv,kaiyuanl/gem5,gedare/gem5,rjschof/gem5,gedare/gem5,sobercoder/gem5,gedare/gem5,zlfben/gem5,zlfben/gem5,sobercoder/gem5,qizenguf/MLC-STT,briancoutinho0905/2dsampling,Weil0ng/gem5,briancoutinho0905/2dsampling,cancro7/gem5,aclifton/cpeg853-gem5,rjschof/gem5,kaiyuanl/gem5,austinharris/gem5-riscv,cancro7/gem5,qizenguf/MLC-STT,austinharris/gem5-riscv,rjschof/gem5,HwisooSo/gemV-update,cancro7/gem5,kaiyuanl/gem5,gem5/gem5,Weil0ng/gem5,sobercoder/gem5,rjschof/gem5,sobercoder/gem5,KuroeKurose/gem5,cancro7/gem5,KuroeKurose/gem5,qizenguf/MLC-STT,powerjg/gem5-ci-test,briancoutinho0905/2dsampling,powerjg/gem5-ci-test,austinharris/gem5-riscv,TUD-OS/gem5-dtu,gem5/gem5,zlfben/gem5,HwisooSo/gemV-update,gem5/gem5,TUD-OS/gem5-dtu,SanchayanMaity/gem5,qizenguf/MLC-STT