fix so outputted verilog's internal register names matches names as accessed from the testbench; add include directive to outputted testbench
fix so outputted verilog's internal register names matches names as accessed from the testbench; add include directive to outputted testbench

UCSBarchlab/PyRTL,UCSBarchlab/PyRTL