Translate logical expressions correctly.
Translate logical expressions correctly.

For logical AND/OR in VHDL both operands must be of the
same type (Boolean)

themperek/iverilog,themperek/iverilog,CastMi/iverilog,themperek/iverilog,CastMi/iverilog,CastMi/iverilog