get rid of the "resume" step at the end of changeToTiming/Atomic because this will cause an assertion when you do the CPU switch.  instead, push the responsibility of the resume upwards towards the user - documented in se.py and fs.py so it should be ok.
get rid of the "resume" step at the end of changeToTiming/Atomic because this will cause an assertion when you do the CPU switch.  instead, push the responsibility of the resume upwards towards the user - documented in se.py and fs.py so it should be ok.

--HG--
extra : convert_revision : 7530cf140844e18cc26df80057f8760f29ec952b

qizenguf/MLC-STT,markoshorro/gem5,powerjg/gem5-ci-test,joerocklin/gem5,sobercoder/gem5,Weil0ng/gem5,samueldotj/TeeRISC-Simulator,qizenguf/MLC-STT,joerocklin/gem5,rallylee/gem5,Weil0ng/gem5,KuroeKurose/gem5,rjschof/gem5,gem5/gem5,qizenguf/MLC-STT,KuroeKurose/gem5,yb-kim/gemV,rallylee/gem5,zlfben/gem5,SanchayanMaity/gem5,HwisooSo/gemV-update,cancro7/gem5,samueldotj/TeeRISC-Simulator,markoshorro/gem5,samueldotj/TeeRISC-Simulator,rallylee/gem5,gedare/gem5,KuroeKurose/gem5,joerocklin/gem5,rallylee/gem5,samueldotj/TeeRISC-Simulator,austinharris/gem5-riscv,aclifton/cpeg853-gem5,austinharris/gem5-riscv,gem5/gem5,joerocklin/gem5,gedare/gem5,briancoutinho0905/2dsampling,qizenguf/MLC-STT,qizenguf/MLC-STT,kaiyuanl/gem5,TUD-OS/gem5-dtu,gem5/gem5,briancoutinho0905/2dsampling,yb-kim/gemV,yb-kim/gemV,HwisooSo/gemV-update,rjschof/gem5,kaiyuanl/gem5,kaiyuanl/gem5,rjschof/gem5,briancoutinho0905/2dsampling,cancro7/gem5,TUD-OS/gem5-dtu,rjschof/gem5,austinharris/gem5-riscv,cancro7/gem5,kaiyuanl/gem5,SanchayanMaity/gem5,samueldotj/TeeRISC-Simulator,sobercoder/gem5,gedare/gem5,rjschof/gem5,SanchayanMaity/gem5,TUD-OS/gem5-dtu,aclifton/cpeg853-gem5,gedare/gem5,powerjg/gem5-ci-test,sobercoder/gem5,kaiyuanl/gem5,HwisooSo/gemV-update,markoshorro/gem5,aclifton/cpeg853-gem5,HwisooSo/gemV-update,joerocklin/gem5,powerjg/gem5-ci-test,cancro7/gem5,rjschof/gem5,gem5/gem5,KuroeKurose/gem5,austinharris/gem5-riscv,sobercoder/gem5,gedare/gem5,briancoutinho0905/2dsampling,sobercoder/gem5,gedare/gem5,zlfben/gem5,markoshorro/gem5,gedare/gem5,Weil0ng/gem5,TUD-OS/gem5-dtu,SanchayanMaity/gem5,zlfben/gem5,zlfben/gem5,Weil0ng/gem5,TUD-OS/gem5-dtu,markoshorro/gem5,SanchayanMaity/gem5,joerocklin/gem5,austinharris/gem5-riscv,KuroeKurose/gem5,joerocklin/gem5,Weil0ng/gem5,rallylee/gem5,kaiyuanl/gem5,yb-kim/gemV,austinharris/gem5-riscv,HwisooSo/gemV-update,powerjg/gem5-ci-test,TUD-OS/gem5-dtu,cancro7/gem5,Weil0ng/gem5,cancro7/gem5,samueldotj/TeeRISC-Simulator,powerjg/gem5-ci-test,TUD-OS/gem5-dtu,aclifton/cpeg853-gem5,gem5/gem5,sobercoder/gem5,sobercoder/gem5,HwisooSo/gemV-update,briancoutinho0905/2dsampling,KuroeKurose/gem5,yb-kim/gemV,kaiyuanl/gem5,zlfben/gem5,zlfben/gem5,qizenguf/MLC-STT,Weil0ng/gem5,rjschof/gem5,yb-kim/gemV,briancoutinho0905/2dsampling,cancro7/gem5,HwisooSo/gemV-update,joerocklin/gem5,aclifton/cpeg853-gem5,SanchayanMaity/gem5,aclifton/cpeg853-gem5,samueldotj/TeeRISC-Simulator,yb-kim/gemV,markoshorro/gem5,zlfben/gem5,rallylee/gem5,markoshorro/gem5,SanchayanMaity/gem5,KuroeKurose/gem5,qizenguf/MLC-STT,rallylee/gem5,gem5/gem5,aclifton/cpeg853-gem5,yb-kim/gemV,briancoutinho0905/2dsampling,powerjg/gem5-ci-test,powerjg/gem5-ci-test,austinharris/gem5-riscv,gem5/gem5