Fix a bug where top level module ports were double elaborated
Fix a bug where top level module ports were double elaborated

CastMi/iverilog,themperek/iverilog,CastMi/iverilog,themperek/iverilog,themperek/iverilog,CastMi/iverilog