Update(Verilog): Learn primitive defination
Update(Verilog): Learn primitive defination

Self-defined Gate Structure.

sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab,sabertazimi/hust-lab