X86: Fix the sra microop to get the sign bit from the right operand.
X86: Fix the sra microop to get the sign bit from the right operand.

--HG--
extra : convert_revision : 71e58dd6dd6918ee403f2e332c47e29acdace464

yb-kim/gemV,sobercoder/gem5,austinharris/gem5-riscv,rallylee/gem5,TUD-OS/gem5-dtu,briancoutinho0905/2dsampling,zlfben/gem5,KuroeKurose/gem5,kaiyuanl/gem5,powerjg/gem5-ci-test,rjschof/gem5,gedare/gem5,rallylee/gem5,powerjg/gem5-ci-test,cancro7/gem5,briancoutinho0905/2dsampling,gedare/gem5,cancro7/gem5,yb-kim/gemV,rjschof/gem5,TUD-OS/gem5-dtu,joerocklin/gem5,rjschof/gem5,austinharris/gem5-riscv,SanchayanMaity/gem5,rallylee/gem5,briancoutinho0905/2dsampling,austinharris/gem5-riscv,gem5/gem5,markoshorro/gem5,joerocklin/gem5,HwisooSo/gemV-update,austinharris/gem5-riscv,sobercoder/gem5,TUD-OS/gem5-dtu,aclifton/cpeg853-gem5,aclifton/cpeg853-gem5,kaiyuanl/gem5,aclifton/cpeg853-gem5,HwisooSo/gemV-update,briancoutinho0905/2dsampling,HwisooSo/gemV-update,qizenguf/MLC-STT,samueldotj/TeeRISC-Simulator,markoshorro/gem5,zlfben/gem5,Weil0ng/gem5,briancoutinho0905/2dsampling,samueldotj/TeeRISC-Simulator,austinharris/gem5-riscv,qizenguf/MLC-STT,SanchayanMaity/gem5,SanchayanMaity/gem5,rallylee/gem5,KuroeKurose/gem5,samueldotj/TeeRISC-Simulator,gedare/gem5,cancro7/gem5,gedare/gem5,HwisooSo/gemV-update,KuroeKurose/gem5,qizenguf/MLC-STT,SanchayanMaity/gem5,gem5/gem5,yb-kim/gemV,TUD-OS/gem5-dtu,markoshorro/gem5,qizenguf/MLC-STT,powerjg/gem5-ci-test,TUD-OS/gem5-dtu,gedare/gem5,TUD-OS/gem5-dtu,cancro7/gem5,aclifton/cpeg853-gem5,joerocklin/gem5,KuroeKurose/gem5,aclifton/cpeg853-gem5,austinharris/gem5-riscv,kaiyuanl/gem5,aclifton/cpeg853-gem5,gem5/gem5,sobercoder/gem5,rallylee/gem5,rallylee/gem5,powerjg/gem5-ci-test,markoshorro/gem5,briancoutinho0905/2dsampling,Weil0ng/gem5,sobercoder/gem5,rjschof/gem5,gem5/gem5,HwisooSo/gemV-update,samueldotj/TeeRISC-Simulator,gedare/gem5,yb-kim/gemV,markoshorro/gem5,kaiyuanl/gem5,powerjg/gem5-ci-test,briancoutinho0905/2dsampling,zlfben/gem5,samueldotj/TeeRISC-Simulator,aclifton/cpeg853-gem5,gem5/gem5,kaiyuanl/gem5,samueldotj/TeeRISC-Simulator,markoshorro/gem5,yb-kim/gemV,joerocklin/gem5,HwisooSo/gemV-update,qizenguf/MLC-STT,gedare/gem5,Weil0ng/gem5,markoshorro/gem5,yb-kim/gemV,TUD-OS/gem5-dtu,joerocklin/gem5,SanchayanMaity/gem5,zlfben/gem5,joerocklin/gem5,Weil0ng/gem5,samueldotj/TeeRISC-Simulator,KuroeKurose/gem5,rjschof/gem5,rjschof/gem5,cancro7/gem5,sobercoder/gem5,KuroeKurose/gem5,kaiyuanl/gem5,sobercoder/gem5,joerocklin/gem5,sobercoder/gem5,Weil0ng/gem5,rallylee/gem5,cancro7/gem5,yb-kim/gemV,KuroeKurose/gem5,HwisooSo/gemV-update,austinharris/gem5-riscv,powerjg/gem5-ci-test,kaiyuanl/gem5,powerjg/gem5-ci-test,gem5/gem5,Weil0ng/gem5,qizenguf/MLC-STT,qizenguf/MLC-STT,zlfben/gem5,SanchayanMaity/gem5,SanchayanMaity/gem5,joerocklin/gem5,Weil0ng/gem5,zlfben/gem5,cancro7/gem5,gem5/gem5,yb-kim/gemV,zlfben/gem5,rjschof/gem5