Added check on CPL = 0 (ring 0) and FFXSR bit of the EFER register.
Added check on CPL = 0 (ring 0) and FFXSR bit of the EFER register.

JonathanSalwan/Triton,JonathanSalwan/Triton,JonathanSalwan/Triton,JonathanSalwan/Triton,JonathanSalwan/Triton