Fix some cases where VHDL `buffer' ports were generated incorrectly
Fix some cases where VHDL `buffer' ports were generated incorrectly

This actually removes generation of `buffer' for now.

themperek/iverilog,themperek/iverilog,CastMi/iverilog,CastMi/iverilog,CastMi/iverilog,themperek/iverilog