Add converter info to VHDL output.
Add converter info to VHDL output.

This patch adds some converter information to the VHDL output.

CastMi/iverilog,themperek/iverilog,themperek/iverilog,CastMi/iverilog,CastMi/iverilog,themperek/iverilog