[spi_device/dv] Fix a regression failure
[spi_device/dv] Fix a regression failure

flash/tpm interrupt is updated from spi domain to sys clk domain, which takes 3+ cycles.
scb allow the 1st interrupt read doesn't aligned with the exp value, but if SW issues 2 interrupt
read with no delay, the 2nd one may also doesn't match.
add some cycle delays to make it close to design behavior, so that the 2nd interrupt read
must match.
This doesn't match scb cycle accurate, but it shortens the uncertain period.

Signed-off-by: Weicai Yang <4fa8c7762ee4da95e3dee7dae2c3263ea16637f9@google.com>

lowRISC/opentitan,lowRISC/opentitan,lowRISC/opentitan,lowRISC/opentitan,lowRISC/opentitan,lowRISC/opentitan