in FPGA source, the clock gate is bypassed
in FPGA source, the clock gate is bypassed

SI-RISCV/e200_opensource,SI-RISCV/e200_opensource,SI-RISCV/e200_opensource,SI-RISCV/e200_opensource,SI-RISCV/e200_opensource