Rewrite the LRU module.
Rewrite the LRU module.

Using variables now, I fit the logic inside a single generator.
Now, I need to test the conversion to Verilog/VHDL.

This module has been proved in simulation (pyhton).

AngelTerrones/Algol,AngelTerrones/Algol