ath9k_hw: always set the core clock for AR9271
ath9k_hw: always set the core clock for AR9271

When initializing the PLL on AR9271 we always need
to set the core clock to 117MHz. While at it remove
the baud rate settings for the serial device on the
AR9271, the default settings work well unless you
want to customize it.

Signed-off-by: Sujith <678639c9aac855b4be26ff993fc4557c17b65945@atheros.com>
Signed-off-by: Vasanthakumar Thiagarajan <1f9b907e684cdf06e2f9d7218724ac8143aa73aa@atheros.com>
Signed-off-by: Luis R. Rodriguez <79e6b8107a8aa3944e09fad43634662ac3b91a0b@atheros.com>
Signed-off-by: John W. Linville <2a53bac7a5d324865ef46ec4c38b2c0fba1456b4@tuxdriver.com>

TeamVee-Kanas/android_kernel_samsung_kanas,KristFoundation/Programs,TeamVee-Kanas/android_kernel_samsung_kanas,TeamVee-Kanas/android_kernel_samsung_kanas,KristFoundation/Programs,KristFoundation/Programs,TeamVee-Kanas/android_kernel_samsung_kanas,KristFoundation/Programs,TeamVee-Kanas/android_kernel_samsung_kanas,KristFoundation/Programs,KristFoundation/Programs