System Verilog tasks can have multiple statements.
System Verilog tasks can have multiple statements.

The begin/end block that wraps the statements can be implicit.

CastMi/iverilog,CastMi/iverilog,themperek/iverilog,themperek/iverilog,CastMi/iverilog,themperek/iverilog