up	first signal param of module decl is now used as clock signal for verilog test bench
up	first signal param of module decl is now used as clock signal for verilog test bench

sunaku/ruby-vpi,sunaku/ruby-vpi