arch/arm: fix invalidate branch predictor
arch/arm: fix invalidate branch predictor

The "mcr CP15_BPIALLIS(r0)" instruction is used for invalidating entire branch
predictor. This is the generic code and can be called on any armv7-r
architecture based CPU's.

It is a problem, if this instruction is called in uni processor configuration.
Because, BPIALLIS (c7, 0, c1, 6) instruction is only added as part of the
"Multiprocessing Extensions"(As per ARM® Architecture Reference Manual
/ARMv7-A and ARMv7-R edition)

Hence this instruction should be under SMP configuration.
In non-SMP configuration this instruction could become undefined.

Signed-off-by: Manohara HK <02db916c8fbcb3f412fbcb70556ea7b9f661857a@samsung.com>

sunghan-chang/TizenRT,jeongchanKim/TizenRT,an4967/TizenRT,pillip8282/TizenRT,Samsung/TizenRT,Samsung/TizenRT,jeongchanKim/TizenRT,davidfather/TizenRT,chanijjani/TizenRT,jsdosa/TizenRT,junmin-kim/TizenRT,jsdosa/TizenRT,chanijjani/TizenRT,Samsung/TizenRT,jeongchanKim/TizenRT,pillip8282/TizenRT,davidfather/TizenRT,jeongarmy/TizenRT,jsdosa/TizenRT,sunghan-chang/TizenRT,davidfather/TizenRT,chanijjani/TizenRT,Samsung/TizenRT,jeongchanKim/TizenRT,junmin-kim/TizenRT,sunghan-chang/TizenRT,Samsung/TizenRT,jsdosa/TizenRT,Samsung/TizenRT,jsdosa/TizenRT,jeongchanKim/TizenRT,pillip8282/TizenRT,junmin-kim/TizenRT,jeongarmy/TizenRT,sunghan-chang/TizenRT,chanijjani/TizenRT,jeongchanKim/TizenRT,an4967/TizenRT,junmin-kim/TizenRT,jeongchanKim/TizenRT,jsdosa/TizenRT,pillip8282/TizenRT,an4967/TizenRT,pillip8282/TizenRT,chanijjani/TizenRT,jeongarmy/TizenRT,junmin-kim/TizenRT,jeongarmy/TizenRT,jeongarmy/TizenRT,pillip8282/TizenRT,davidfather/TizenRT,chanijjani/TizenRT,Samsung/TizenRT,junmin-kim/TizenRT,an4967/TizenRT,an4967/TizenRT,junmin-kim/TizenRT,davidfather/TizenRT,davidfather/TizenRT,sunghan-chang/TizenRT,jeongarmy/TizenRT,sunghan-chang/TizenRT,sunghan-chang/TizenRT,pillip8282/TizenRT,davidfather/TizenRT,jeongarmy/TizenRT,an4967/TizenRT,jsdosa/TizenRT,an4967/TizenRT,chanijjani/TizenRT