VHDL make comment for temporaries unique.
VHDL make comment for temporaries unique.

Make the comment for local signals (temporaries) unique from
normal signals.

themperek/iverilog,CastMi/iverilog,themperek/iverilog,themperek/iverilog,CastMi/iverilog,CastMi/iverilog