Try to reduce false bit splits by always starting a new bit in the high signal state.
Try to reduce false bit splits by always starting a new bit in the high signal state.

The y == -1 and stv == 2 states are not used any longer.

rene0/dcf77pi,rene0/dcf77pi