Add files via upload
Add files via upload

Change FPGA project:
-remove reserved pins with "not" elements
-add russian comments to "time_signal" module
Change scheme: added 50MHz oscillator circuit.
mindstation/TrafficLightFPGA